

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/808,737	03/24/2004	Joe W. Zhao	X-1437 US	5860
24309	7590 06/10/2005		EXAMINER	
XILINX, INC			TAT, BINH C	
ATTN: LEGA	L DEPARTMENT			
2100 LOGIC	DR		ART UNIT	PAPER NUMBER
SAN JOSE, O	CA 95124	:	2825	
			•	

DATE MAILED: 06/10/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

4			AK
	Application No.	Applicant(s)	<i>\tau_11.\cute{\cute}</i>
	10/808,737	ZHAO ET AL.	
Office Action Summary	Examiner	Art Unit	
	Binh C. Tat	2825	
The MAILING DATE of this communication Period for Reply	appears on the cover sheet wi	th the correspondence addres	ss
A SHORTENED STATUTORY PERIOD FOR RETHE MAILING DATE OF THIS COMMUNICATION  - Extensions of time may be available under the provisions of 37 CF after SIX (6) MONTHS from the mailing date of this communication. If the period for reply specified above is less than thirty (30) days, If NO period for reply is specified above, the maximum statutory provided to reply within the set or extended period for reply will, by some any reply received by the Office later than three months after the rearned patent term adjustment. See 37 CFR 1.704(b).	ON.  R 1.136(a). In no event, however, may a rn.  a reply within the statutory minimum of thinderiod will apply and will expire SIX (6) MON tatute, cause the application to become AB	eply be timely filed by (30) days will be considered timely. ITHS from the mailing date of this commu BANDONED (35 U.S.C. § 133).	unication.
Status	•		
1) Responsive to communication(s) filed on 2	24 March 2004.		
2a) ☐ This action is <b>FINAL</b> . 2b) ☑	This action is non-final.		
3) Since this application is in condition for all	·	•	erits is
closed in accordance with the practice und	ler <i>Ex par</i> te Quayle, 1935 C.D	. 11, 453 O.G. 213.	
Disposition of Claims			
4)⊠ Claim(s) <u>1-25</u> is/are pending in the applica	tion.		
4a) Of the above claim(s) is/are with	ndrawn from consideration.		
5) Claim(s) is/are allowed.			
6)⊠ Claim(s) <u>1-25</u> is/are rejected.			
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction a	nd/or election requirement.		
Application Papers			
9) The specification is objected to by the Exar	miner.		
10)⊠ The drawing(s) filed on 24 March 2004 is/a	re: a)⊠ accepted or b)□ obj	ected to by the Examiner.	
Applicant may not request that any objection to			
Replacement drawing sheet(s) including the co	rrection is required if the drawing	(s) is objected to. See 37 CFR 1	.121(d).
11)☐ The oath or declaration is objected to by th	e Examiner. Note the attached	Office Action or form PTO-1	152.
Priority under 35 U.S.C. § 119			
12) ☐ Acknowledgment is made of a claim for for	eign priority under 35 U.S.C. §	119(a)-(d) or (f).	
a) ☐ All b) ☐ Some * c) ☐ None of:			
1. Certified copies of the priority docum	nents have been received.		
2. Certified copies of the priority docum	nents have been received in A	pplication No	
3. Copies of the certified copies of the	priority documents have been	received in this National Stag	ge
application from the International Bu	reau (PCT Rule 17.2(a)).		
* See the attached detailed Office action for a	list of the certified copies not	received.	
Amashu ant/a)			
Attachment(s)  1) ☑ Notice of References Cited (PTO-892)	4) 🗆	ummary (PTO 442)	
7) ☑ Notice of References Cited (P10-892) 2) ☑ Notice of Draftsperson's Patent Drawing Review (PTO-948		ummary (PTO-413) s)/Mail Date	
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SE Paper No(s)/Mail Date 03/24/04.		iformal Patent Application (PTO-152 	)

U.S. Patent and Trademark Office PTOL-326 (Rev. 1-04) Application/Control Number: 10/808,737 Page 2

Art Unit: 2825

## DETAILED ACTION

1. This office action is in response to application 10/808737 filed on 03/24/04.

Claims 1-25 remain pending in the application.

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-25 are rejected under 35 U.S.C. 102(b) as being anticipated by Calderone et al. (US Patent 6507942).
- 3. As to claims 1, 21, and 25 Calderone et al. teach a method for monitoring and improving a fabrication process for integrated circuits comprising: instantiating a test pattern on a plurality of configurable devices fabricated on a wafer using the fabrication process (see fig 5 element 505 col 4 lines 1-10); identifying at least one underperforming region in at least one of the plurality of configurable devices (see fig 2-5 col 2 lines 61 to col 4 lines 32); determining if the at least one underperforming region is layout sensitive (see fig 5 col 4 lines 1-32); and responsive to the step of determining, adjusting at least one of layout of the at least one of the plurality of configurable devices and the fabrication process (see fig 5 element 535 col 4 lines 1-32 especially line 18-23).
- 4. As to claim 2 Calderone et al. teach further comprising: dividing each of the plurality of configurable devices into a plurality of regions (see fig 2-5 col 4 lines 1-10).

Application/Control Number: 10/808,737

Art Unit: 2825

- 5. As to claim 3 Calderone et al. teach wherein the step of instantiating a test pattern comprises instantiating a same test pattern in each of the plurality of regions (see fig 5 col 4 lines 1-32).
- 6. As to claim 4 Calderone et al. teach wherein the step of determining comprises correlating performance of each of the plurality of regions with layout of the each of the plurality of configurable devices (see fig 2-5 col 2 lines 61 to col 4 lines 32 and background).
- 7. As to claim 5 Calderone et al. teach wherein: if there is a high correlation, adjusting the layout of the at least one of the plurality of configurable devices; and if there is a low correlation, adjusting the fabrication process (see fig 5 element 515 col 4 lines 7-15).
- 8. As to claim 6 Calderone et al. teach wherein: the step of determining comprises correlating performance of each of the plurality of regions with the wafe r(see fig 5 element 515 col 4 lines 7-15); if there is a low correlation, adjusting the layout of the at least one of the plurality of configurable devices; and if there is a high correlation, adjusting the fabrication process (see fig 5 element 535 col 4 lines 1-32 especially line 7-23).
- 9. As to claim 7 Calderone et al. teach wherein the test pattern comprises a ring oscillator (see fig 5).
- 10. As to claim 8 Calderone et al. teach wherein the step of identifying comprises measuring a frequency of the ring oscillator (see fig 5 col 4 lines 1-32).
- 11. As to claim 9 Calderone et al. teach wherein the step identifying comprises measuring at least one of frequency, delay, voltage, current, and signal quality of each of the plurality of configurable devices (see fig 2-5 col 2 lines 61 to col 4 lines 32 and background).

- 12. As to claim 10 Calderone et al. teach further comprising: tailoring test pattern to measure performance of interconnections within the plurality of configurable devices (see fig 2-5 col 2 lines 61 to col 4 lines 32 and background).
- 13. As to claim 11 Calderone et al. teach wherein tailoring the test pattern comprises tailoring the test pattern to measure performance of a particular layer within the plurality of configurable devices (see fig 2-5 col 2 lines 61 to col 4 lines 32 and summary).
- 14. As to claim 12 Calderone et al. teach wherein the copper metal lines. interconnections are copper metal lines (see fig 5 col 4 lines 1-32).
- 15. As to claim 13 Calderone et al. teach further comprising: tailoring the test pattern to measure performance of transistors within the plurality of configurable devices (see fig 2-5 col 2 lines 61 to col 4 lines 32 and summary).
- 16. As to claim 14 Calderone et al. teach further comprising: applying test vectors to each of the plurality of configurable devices (see fig 2-5 col 2 lines 61 to col 4 lines 32 and summary); and analyzing results based on the step of applying test vectors (see fig 2-5 col 2 lines 61 to col 4 lines 32 and summary).
- 17. As to claim 15 Calderone et al. teach wherein adjusting the layout of the at least one of the plurality of configurable devices comprises adding dummy metal (see fig 2-5 col 2 lines 61 to col 4 lines 32 and summary).
- 18. As to claim 16 Calderone et al. teach further comprising: after the step of adjusting, repeating the steps of instantiating, identifying and determining (see fig 2-5 col 2 lines 61 to col 4 lines 32 and summary).

Application/Control Number: 10/808,737 Page 5

Art Unit: 2825

19. As to claim 17 Calderone et al. teach wherein the test pattern is also used during the normal testing of the plurality of configurable devices (see fig 5 col 4 lines 1-32).

- 20. As to claims 18 and 23 Calderone et al. teach wherein the plurality of devices comprises a programmable logic device (see fig 2-5 col 2 lines 61 to col 4 lines 32).
- 21. As to claim 19 and 24 Calderone et al. teach wherein the programmable logic device is a field programmable logic array (see fig 2-5 col 2 lines 61 to col 4 lines 32).
- 22. As to claim 20 Calderone et al. teach further comprising: after the step of adjusting, fabricating an integrated circuit different from the plurality configurable devices using the fabrication process (see fig 5 col 4 lines 1-32 and background).
- 23. As to claim 22 Calderone et al. teach further comprising: a probe card coupled between the tester and the wafer for interfacing between the tester and the wafer (see fig 2-5 col 2 lines 61 to col 4 lines 32 and summary).

Application/Control Number: 10/808,737

Art Unit: 2825

## Conclusion

Any inquiry concerning this communication or earlier communications from the 24. examiner should be directed to Binh C. Tat whose telephone number is (571) 272-1908. The examiner can normally be reached on 7:30 - 4:00 (M-F).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mathew Smith can be reached on (571) 272-1907. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 305-3431 for regular communications and (703) 305-3431 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-1782.

Binh Tat Art Unit 2825 June 6, 2005

THUAN DO Primary examiner. 06/07/2005

Page 6